SAN JOSE, Calif. – The SystemVerilog 3.1 specification is undergoing final reviews and Synopsys plans to have a synthesis tool for SystemVerilog assertions in the next 12 months, said Synopsys CEO ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback